[1]
Rifqie, D.M. et al. 2024. Design of Quantized Deep Neural Network Hardware Inference Accelerator Using Systolic Architecture. Journal of Applied Science, Engineering, Technology, and Education. 6, 1 (Jun. 2024), 27–33. DOI:https://doi.org/10.35877/454RI.asci2689.